Beam annealing technology is attracting much attention for formation of Silicon-on-lnsulator (SOI) A cross section view of samples used in e-beam annealing is shown in Fig. 1 . The MOS devices were fabricated by using the standard n-channel polysiticon gate process. Gate oxide films 40 nm thick, were grown in dry Ot Bas at 1000 oC. Thickness, t, from surface to gate oxide layer was changed from 0.9 to 3.9 pm.
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5\
Electron beam annealing was accomplished at 20 keV (20 keV electron beam range R is 3.2 pm") by scanning a cw-beam with a 80 ;rm diameter. Samples were fixed on a water-cooled Cu holder by using thermal compound. Scanning speed and overlapping ratio were 1.9 cm/sec and 80 96, respectively. After electron beam annealing, both SiO, cap and polysilicon film (SOI) on an isolation layer were etched off. Then, Al-Si electrodes were doposited by D.C. magnetron sputtering. Low temperature furnace annealing in H, gas was performed after Al-Si electrodes formation to study annealing behaviors of damage. The e-beam annealing influence was evaluated by MOS device characteristics measurement, using Qusai-static C-V rnethod and I-V measurements. Figure 2 shows the C-V curves for MOS capacitors in samples with t=3.9 lrm (trr=3 pm and to*=O 1tm), thereforer for the t ) R case. These measurements reveal the presence of a high degree of residual damage in MOS devices over the e-beam range, i.e., surface state creation and flatband voltage shift due to positive charge accumulation. Therefore, self-annealir,rg in high power density e-beam irradiation is not sufficient to anneal out damage created during e-beam irradiation, even though a temperature rise as high as 1000 oC or higher is expected from theoreical calculations. It is also noted that the shift in the C-V curve is smaller for the 76 kW/cm2 case, where the SOI film is melted, than the 38 kW/cm2 case, where the SOI film is not melted.
Residual damage decreases with increasing furnace annealing temperature and is annealed out at 500 oC within the detection limit (-10I0 l/eV. ..2 fo, the surface state density). In case of t ( RO, residual damage after furnace annealing changes with charge density penetrated through the gate oxides, as shown in Fig. 3 -r12-
